
R01DS0060EJ0100 Rev.1.00
Page 143 of 168
Sep 13, 2011
RX630 Group
5. Electrical Characteristics
Figure 5.32
RSPI Clock Timing and Simple SPI Clock Timing
Figure 5.33
RSPI Timing (Master, CPHA = 0) and Simple SPI Timing (Master, CPHA = 0)
RSPCKA to RSPCKC
Master select output
RSPCKA to RSPCKC
Slave select output
tSPCKWH
VOH
VOL
VOH
tSPCKWL
tSPCKr
tSPCKf
VOL
tSPcyc
tSPCKWH
VIH
VIL
VIH
tSPCKWL
tSPCKr
tSPCKf
VIL
tSPcyc
VOH = 0.7 × VCC, VOL = 0.3 × VCC, VIH = 0.7 × VCC, VIL = 0.3 × VCC
SSLA3 to SSLA0
SSLB3 to SSLB0
output
RSPCKA to RSPCKC
CPOL = 0
output
RSPCKA to RSPCKC
CPOL = 1
output
MISOA to MISOC
input
MOSIA to MOSIC
output
tDr, tDf
tSU
tH
tLEAD
tTD
tLAG
tSSLr, tSSLf
tOH
tOD
MSB IN
DATA
LSB IN
MSB IN
MSB OUT
DATA
LSB OUT
IDLE
MSB OUT